Download
Fully functional version of MinCirc can be downloaded here free of charge.
Minimum Requirements
- x86 compatible CPU
- Memory requirements depend on the processed problem size
License Agreement
This Software is available as freeware. It is available for use by
end users. Distributing, renting or selling the Software or
any of its parts to third parties is strictly prohibited.
You may modify the Software only within your corporation
or organization.
The author of the program, as well as the Czech Techincal University
in Prague, will not be responsible for any damages of any kind
associated with the use, misuse or distribution of this Software.
Acknowledgement
If you'll publish results obtained by this tool, you should
mention one of the following papers in the References:
- P. Fišer, I. Háleček, J. Schmidt, and V. Šimek, "SAT-Based Generation of Optimum Circuits with Polymorphic Behavior Support," in Journal of Circuits, Systems, and Computers (JCSC), ISSN: 0218-1266, 2019
- P. Fišer and V. Šimek, "Optimum Polymorphic Circuits Synthesis Method", in Proc. of 13th IEEE International Conference on Design and Technology of Integrated Systems in nanoscale era (DTIS), Taormina, Italy, April 10-12, 2018, p. 6.
- P. Fišer, I. Háleček, and J. Schmidt, "SAT-Based Generation of Optimum Function Implementations with XOR Gates", in Proc. of 20th Euromicro Conference on Digital Systems Design (DSD), Viena, Austria, August 31-September 1, 2017, pp. 163-170.
Before downloading MinCirc for the first time,
please fill in this form. This will enable you to be informed about
all news about Resynth by e-mail.
Download
Executables (available for Windows and Linux)
Download MinCirc 1.4 for Windows executable
Download MinCirc 1.4 for Linux binary
Note that Espresso, MiniSAT and MiniSAT+ executables must be presen in the MinCirc executable directory
MiniSAT+ is supported in Linux only.
Older versions
Download MinCirc 1.0 for Windows executable (64-bit)
Download MinCirc 1.0 for Linux binary (64-bit)
Please, send any comments and bug reports to fiserp@fit.cvut.cz.
Revision history
v. 1.0b - the initial version
v. 1.0c
- Bug in BLIF export for polymorphic circuits corrected
v. 1.4
- Support of constant inputs
- Support for generating multiple implementations with different topologies
- Support for temporary computation termination and later continuation - for extremely time-consuming enumeration
- Some bugs corrected
|