BOOM Benchmarks

References

P. Fišer and J. Hlavička, "A Set of Logic Design Benchmarks," in Proc. of IEEE Design and Diagnostics of Electronic Circuits and Systems Workshop (DDECS), Brno (Czech Rep.), April 17-19, 2002, pp. 324-327.