--- VHDL generated by LogSynth framework (c) Petr Fiser
Library IEEE;
use IEEE.std_logic_1164.all;

entity Other__carpat__part1473 is 
  Port (
    lo8104: in std_logic;
    n44569_1: inout std_logic
  );
end Other__carpat__part1473;

architecture Other__carpat__part1473_behav of Other__carpat__part1473 is
begin
    n44569_1 <= ( lo8104 );
end Other__carpat__part1473_behav;
