--- VHDL generated by LogSynth framework (c) Petr Fiser
Library IEEE;
use IEEE.std_logic_1164.all;

entity Cookbook__fec_check__part173 is 
  Port (
    lo0242: in std_logic;
    n1509: inout std_logic
  );
end Cookbook__fec_check__part173;

architecture Cookbook__fec_check__part173_behav of Cookbook__fec_check__part173 is
begin
    n1509 <= ( lo0242 );
end Cookbook__fec_check__part173_behav;
