--- VHDL generated by LogSynth framework (c) Petr Fiser
Library IEEE;
use IEEE.std_logic_1164.all;

entity Cookbook__soft_ecc_ram_8bit__part22 is 
  Port (
    lo46: in std_logic;
    po08: inout std_logic
  );
end Cookbook__soft_ecc_ram_8bit__part22;

architecture Cookbook__soft_ecc_ram_8bit__part22_behav of Cookbook__soft_ecc_ram_8bit__part22 is
begin
    po08 <= ( lo46 );
end Cookbook__soft_ecc_ram_8bit__part22_behav;
