--- VHDL generated by LogSynth framework (c) Petr Fiser
Library IEEE;
use IEEE.std_logic_1164.all;

entity IWLS2005__des_perf__part2536 is 
  Port (
    lo7793: in std_logic;
    n38960_1: inout std_logic
  );
end IWLS2005__des_perf__part2536;

architecture IWLS2005__des_perf__part2536_behav of IWLS2005__des_perf__part2536 is
begin
    n38960_1 <= ( lo7793 );
end IWLS2005__des_perf__part2536_behav;
