--- VHDL generated by LogSynth framework (c) Petr Fiser
Library IEEE;
use IEEE.std_logic_1164.all;

entity IWLS2005__des_perf__part1262 is 
  Port (
    lo5551: in std_logic;
    n27930_1: inout std_logic
  );
end IWLS2005__des_perf__part1262;

architecture IWLS2005__des_perf__part1262_behav of IWLS2005__des_perf__part1262 is
begin
    n27930_1 <= ( lo5551 );
end IWLS2005__des_perf__part1262_behav;
