--- VHDL generated by LogSynth framework (c) Petr Fiser
Library IEEE;
use IEEE.std_logic_1164.all;

entity IWLS2005__des_perf__part1673 is 
  Port (
    lo6378: in std_logic;
    n32255_1: inout std_logic
  );
end IWLS2005__des_perf__part1673;

architecture IWLS2005__des_perf__part1673_behav of IWLS2005__des_perf__part1673 is
begin
    n32255_1 <= ( lo6378 );
end IWLS2005__des_perf__part1673_behav;
