--- VHDL generated by LogSynth framework (c) Petr Fiser
Library IEEE;
use IEEE.std_logic_1164.all;

entity IWLS2005__des_perf__part2639 is 
  Port (
    lo7923: in std_logic;
    n39365_1: inout std_logic
  );
end IWLS2005__des_perf__part2639;

architecture IWLS2005__des_perf__part2639_behav of IWLS2005__des_perf__part2639 is
begin
    n39365_1 <= ( lo7923 );
end IWLS2005__des_perf__part2639_behav;
