- processed by ABC
- hierarchical designs are flattened (automatically by ABC)
- circuits with combinational loops and EXDCs removed
- too big circuits (cannot be read by ABC) removed
- short_names
- blackboxes removed
- apparently empty circuits removed